National Semiconductor

LMX2335L/LMX2336L PLLatinum[™] Low Power Dual Frequency Synthesizer for RF Personal Communications

LMX2335L 1.1 GHz/1.1 GHz LMX2336L 2.0 GHz/1.1 GHz

General Description

The LMX2335L and LMX2336L are monolithic, integrated dual frequency synthesizers, including two high frequency prescalers, and are designed for applications requiring two RF phase-lock loops. They are fabricated using National's 0.5μ ABiC V silicon BiCMOS process.

The LMX2335L/36L contains two dual modulus prescalers. A 64/65 or a 128/129 prescaler can be selected for each RF synthesizer. A second reference divider chain is included in the IC for improved system noise. LMX2335L/36L, which employ a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters provide the tuning voltage for voltage controlled oscillators to generate very stable low noise RF local oscillator signals.

Serial data is transferred into the LMX2335L/36L via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2335L/36L feature very low current consumption; LMX2335L – 4.0 mA at 5V, LMX2336L – 5.0 mA at 5V. The LMX2335L is available in both a SO and TSSOP 16-pin surface mount plastic package. The LMX2336L is available in a TSSOP 20-pin surface mount plastic package.

Features

- Ultra low current consumption
- 2.7V to 5.5V operation
- Selectable synchronous and asynchronous powerdown mode:

ADVANCE INFORMATION


September 1996

$I_{CC} = 1 \ \mu A$ (typ)

- Dual modulus prescaler: 64/65 or 128/129
- Selectable charge pump TRI-STATE® mode
- Selectable charge pump current levels
- Selectable FastlockTM mode
- Upgrade and compatible to LMX2335/36
- Small-outline, plastic, surface mount TSSOP package


Applications

- Cellular telephone systems (AMPS, ETACS, RCR-27)Cordless telephone systems
- (DECT, ISM , PHS, CT-1+) ■ Personal Communication Systems
- (DCS-1800, PCN-1900) ■ Dual Mode PCS phones
- Cable TV Tuners (CATV)
- Other wireless communication systems



LMX2335L/LMX2336L PLLatinum Low Power Dual Frequency Synthesizer for RF Personal Communications

		LMX23	35L	LMX2336L			
	V _P 1	$-1 \bigcirc 2$ -3	16 15 14				
	f _{IN} 1	4 5 6	13 12 11	- f _{IN} 2 f _{IN} 1 - 5 Top View 16 - f _{IN} 2			
	osc _{out} F _o LD	- 8	10 9	- Data GND 7 14 - GND - Clock OSC ₁₀ 8 13 - LE TL/W/12807-2 OSC _{out} 9 12 - Data - LE - Data - LE - Data			
		ge Number		LM2335LTM TL/W/12807 nd MTC16 Order Number LMX2336LTM NS Package Number MTC20			
Pin No. 2335L	Pin No. 2336L	Pin Name	I/O	Description			
1	1	V _{CC} 1		Power supply voltage input for RF1 analog and RF1 digital circuits. Input may range from 2.7V to 5.5V. V_{CC} 1 must equal V_{CC} 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.			
2	2	V _p 1		Power supply for RF1 charge pump. Must be $\geq V_{CC}.$			
3	3	D _o 1	0	RF1 charge pump output. For connection to a loop filter for driving the input of an external VCO.			
4	4	GND		LMX2335L: Ground for RF1 analog and RF1 digital circuits. LMX2336L: Ground for digital circuits.			
5	5	f _{IN} 1	Ι	First RF prescaler input. Small signal input from the VCO.			
х	6	f _{IN} 1	Ι	RF1 prescaler complementary input. A bypass capacitor should be placed as close a possible to this pin and be connected directly to the ground plane. Capacitor is optio with loss of some sensitivity.			
Х	7	GND		Ground for RF1 analog circuitry.			
6	8	OSC _{in}	Ι	Oscillator input. The input has a $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.			
7	9	OSCout	0	Oscillator output.			
8	10	F _o LD	0	Multiplexed output of the programmable or reference dividers, lock detect signals an Fastlock mode. CMOS output (see Programmable Modes).			
9	11	Clock	 	High impedance CMOS Clock input. Data for the various latches is clocked in on the rising edge, into the 20-bit shift register.			
10	12	Data	-	Binary serial data input. Data entered MSB first. The last two bits are the control bits High impedance CMOS input.			
11	13			Load enable high impedance CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).			
<u>х</u> х	14 15	GND <u> f_{IN}</u> 2		Ground for RF2 analog circuitry.			
^	15	'IN ²	-	RF2 prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optionary with loss of some sensitivity.			
12	16	f _{IN} 2	Ι	RF2 prescaler input. Small signal input from the VCO.			
13	17	GND		LMX2335L: Ground for RF2 analog, RF2 digital, MICROWIRE™, F ₀ LD and Oscillator circuits. LMX2336L: Ground for IF digital, MICROWIRE™, F ₀ LD and oscillator circuits			
14	18	D _o 2	0	RF2 charge pump output. For connection to a loop filter for driving the input of an external VCO.			
15	19	V _p 2		Power supply for RF2 charge pump. Must be $\geq V_{CC}$.			
16	20	V _{CC} 2		Power supply voltage input for RF2 analog, RF2 digital, MICROWIRE™, F _o LD and oscillator circuits. Input may range from 2.7V to 5.5V. V _{CC} 2 must equal V _{CC} 1. Bypass capacitors should be placed as close as possible to this pin and be connected direct to the ground plane.			



Absolute Maximum Ratings (1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	
V _{CC}	-0.3V to $+6.5V$
VP	-0.3V to $+6.5V$
Voltage on Any Pin	
with $GND = 0V (V_I)$	$-0.3V$ to V_{CC} $+0.3V$
Storage Temperature Range (T _S)	-65° C to $+150^{\circ}$ C
Lead Temperature (solder 4 sec.) (TL)	+ 260°C

Recommended Operating Conditions

Power Supply Voltage

i ower ouppry vonage	
V _{CC}	
VP	
Operating Temperature (T _A)	

 $\begin{array}{r} \text{2.7V to 5.5V} \\ \text{V}_{\text{CC}} \text{ to } + \text{5.5V} \\ - \text{40^{\circ}C} \text{ to } + \text{85^{\circ}C} \end{array}$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.


Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Electrical Characteristics $V_{CC} = 5.0V$, $V_P = 5.0V$; $T_A = 25^{\circ}C$, except as specified

Symbol	Parameter		Conditions		Units		
Symbol	Farai	neter	Conditions	Min	Тур	Max	Units
ICC	Power Supply Current	LMX2335L RF1 and RF2	$V_{CC} = 2.7V \text{ to } 5.5V$		4.0		mA
ICC		LMX2335L RF1 only			2.0		mA
ICC		LMX2336L RF1 and RF2			5.0		mA
		LMX2336L RF1 only			3.0		mA
f _{IN} 1	Operating Frequency	LMX2335L		0.100		1.1	GHz
f _{IN} 2				0.050		1.1	GHz
f _{IN} 1		LMX2336L		0.200		2.0	GHz
f _{IN} 2				0.050		1.1	GHz
ICC-PWDN	Powerdown Current	LMX2335L/2336L	$V_{CC} = 5.5V$		1		μΑ
fosc	Oscillator Frequency		With resonator load on OSC _{out}	5		20	MHz
fosc			No load on OSC _{out}	5		40	MHz
fφ	Maximum Phase Detector Frequency				10		MHz
Pf _{IN}	RF Input Sensitivity		$V_{\mbox{CC}}=$ 3.0V, f $>$ 100 MHz	-15		+4	- ID
Pf _{IN}]		$V_{CC} = 5.0V$, f $> 100 \text{ MHz}$	-10		+4	dBm
V _{OSC}	Oscillator Sensitivity		OSC _{in}	0.5			V _{PP}
V _{IH}	High-Level Input Volta	ge	**	0.8 V _{CC}			V
V _{IL}	Low-Level Input Voltag	ge	**			0.2 V _{CC}	V
I _{IH}	High-Level Input Curre	ent	$V_{\text{IH}} = V_{\text{CC}} = 5.5 V^{**}$	-1.0		1.0	μA
IIL	Low-Level Input Curre	nt	$V_{IL} = 0V, V_{CC} = 5.5V^{**}$	-1.0		1.0	μA
I _{IH}	Oscillator Input Curren	t	$V_{IH} = V_{CC} = 5.5V$			100	μA
IIL	Oscillator Input Curren	t	$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μA
ID0-SOURCE	Charge Pump Output (Current	$V_{D_0} = V_P/2, I_{CP_0} = LOW^*$		-1.25		mA
I _{Do} -SINK			$V_{D_0} = V_P/2$, $I_{CP_0} = LOW^*$		1.25		mA
ID0-SOURCE			$V_{D_0} = V_P/2$, $I_{CP_0} = HIGH^*$		-5.0		mA
I _{Do} -SINK	1		$V_{D_0} = V_P/2$, $I_{CP_0} = HIGH^*$		5.0		mA
I _{Do} -TRI	Charge Pump TRI-STATE Current		$0.5V \le V_{D_0} \le V_{CC} - 0.5V$ T = 25°C		100		pА

Symbol	Parameter	Conditions	v v			
Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V _{OH}	High-Level Output Voltage	$I_{OH} = -500 \ \mu A$	V _{CC} - 0.4			V
V _{OL}	Low-Level Output Voltage	$I_{OL} = 500 \ \mu A$			0.4	V
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns
t _{CWH}	Clock Pulse Width High	See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns
t _{ES}	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns
t _{EW}	Load Enable Pulse Width	See Data Input Timing	50			ns


*See PROGRAMMABLE MODES for I_{CP_0} description. *Clock, Data and LE does not include $f_{IN}1,\,f_{IN}2$ and OSC_in.




Functional Description

The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and two 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of the 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:

Contr	ol Bits	DATA Location
C1	C2	
0	0	RF2 R Counter
0	1	RF1 R Counter
1	0	RF2 N Counter
1	1	RF1 N Counter





Functional Description (Continued)

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	٠	•	•	•	•	•	•	•	٠	٠
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

f_{VCO}: Output frequency of external voltage controlled oscillator (VCO)

 $\mathsf{B}\,\geq\,\mathsf{A}$

B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)

Preset divide ratio of binary 7-bit swallow counter A:

 $(0 \leq A \leq P; A \leq B)$

 $f_{\mbox{OSC}}$. Output frequency of the external reference frequency oscillator

- Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767) R:
- Preset modulus of dual modulus prescaler (P = 64 or 128) P:

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16-R20 including the phase detector polarity, charge pump tristate and the output of the FoLD pin. The prescaler and power down modes are selected with bits N19 and N20. The programmable modes are shown in Table I. Truth table for the programmable modes and FoLD output are shown in Table II and Table III.

	TABLE I. Programmable Modes						
C1	C2	R16	R17	R18	R19	R20	
0	0	RF2 Phase Detector Polarity	RF2 I _{CPo}	RF2 D _o TRI-STATE	RF2 LD	RF2 F _o	
0	1	RF1 Phase Detector Polarity	RF1 I _{CPo}	RF1 D _o TRI-STATE	RF1 LD	RF1 F _o	

C1	C2	N19	N20
4	0	RF2	Pwdn
I	0	Prescaler	RF2
4	-	RF1	Pwdn
1	I	Prescaler	RF1

TABLE II. Mode Select Truth Table

	Phase Detector Polarity (Note 3)	-0		RF1 Prescaler	RF2 Prescaler	Pwdn (Note 1)
0	Negative	Normal Operation	LOW	64/65	64/65	pwrd up
1	Positive	TRI-STATE	HIGH	128/129	128/129	pwrd dn


Note 1: Refer to POWERDOWN OPERATION in Functional Description.

Note 2: The I_{CP_0} LOW current state = $1/4 \times I_{CP_0}$ HIGH current. Note 3: PHASE DETECTOR POLARITY

Depending upon VCO characteristics, the R16 bits should be set accordingly:

When VCO characteristics are positive like (1), R16 should be set HIGH:

When VCO characteristics are negative like (2), R16 should be set LOW.



9



		TABLE III. The F	_o LD Output Truth T	able
RF1 R[19] (RF1 LD)	RF2 R[19] (RF2 LD)	RF1 R[20] (RF1 F _O)	RF2 R[20] (RF2 F _O)	F _o LD Output State
0	0	0	0	Disabled (Note 1)
0	1	0	0	RF2 Lock Detect (Note 2)
1	0	0	0	RF1 Lock Detect (Note 2)
1	1	0	0	RF1/RF2 Lock Detect (Note 2)
х	0	0	1	RF2 Reference Divider Output
Х	0	1	0	RF1 Reference Divider Output
Х	1	0	1	RF2 Programmable Divider Output
Х	1	1	0	RF1 Programmable Divider Output
0	0	1	1	Fastlock (Note 3)
0	1	1	1	RF2 Counter Reset (Note 4)
1	0	1	1	RF1 Counter Reset (Note 4)
1	1	1	1	RF1 and RF2 Counter Reset (Note 4)

X-don't care condition

Note 1: When the $\mathsf{F}_{\mathsf{0}}\mathsf{L}\mathsf{D}$ output is disabled it is actively pulled to a low logic state.

Note 2: Lock detect output provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.

Note 3: The Fastlock mode utilized the F_oLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's lcpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 4: The RF2 counter reset mode resets RF2 PLL's R and N counters and brings RF2 charge pump output to a TRI-STATE condition. The RF1 counter reset mode resets RF1 PLL's R and N counters and brings RF1 charge pump output to a TRI-STATE condition. The RF1 and RF2 counter reset mode resets all counters and brings both charge pump output to a TRI-STATE condition. The RF1 and RF2 counter reset mode resets all counters counter. (The maximum error is one prescaler cycle).

POWERDOWN OPERATION

Synchronous and asynchronous powerdown modes are both available by microwire selection. Synchronously powerdown occurs if the respective loop's R18 bit (Do TRI-STATE) is LOW when its N20 bit (Pwdn) becomes HI. Asynchronous powerdown occurs if the loop's R18 bit is HI when its N20 bit becomes HI.


In the synchronous powerdown mode, the powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program bit N20 is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition.


In the asynchronous powerdown mode, the device powers down immediately after the LE pin latches in a HI condition on the powerdown bit N20. Activation of either the IF or RF PLL powerdown conditions in either synchronous or asynchronous modes forces the respective loop's R & N dividers to their load state condition and debiasing of it's respective Fin input to a high impedance state. The oscillator circuitry function does not become disabled until both IF and RF powerdown bits are activated. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes.

The device returns to an actively powered up condition in either synchronous ar asynchronous modes immediately upon LE latching LOW data into bit N20.

Powerdown Mode Select Table

R18	N20	Powerdown Status
0	0	PLL Active
1	0	PLL Active (Charge Pump Output TRI-STATE) Synchronous Powerdown Initiated
0	1	Synchronous Powerdown Initiated
1	1	Asynchronous Powerdown Initiated









FIGURE 1. Conventional PLL Architecture

Loop Gain Equations

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K_{\phi}), the VCO gain (K_{\VCO}/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in equation 2.



$$\begin{array}{l} \text{Copen} \\ \text{Loop} &= \text{H(s) G(s)} = \frac{\Theta_{i}}{\Theta_{e}} = \frac{K_{\varphi} Z(s) K_{VCO}}{Ns} \end{array} \tag{1}$$

$$Z(s) = \frac{s(C2 \bullet R2) + 1}{S^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3a)

$$T2 = R2 \bullet C2 \tag{3b}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω , the filter time contants T1 and T2, and the design constants K ϕ , K_{VCO}, and N.

$$G(\mathbf{s}) \bullet H(\mathbf{s}) \Big|_{\mathbf{S} = \mathbf{j} \bullet \mathbf{w}} = \frac{-K\phi \bullet K_{VCO} (1 + \mathbf{j}\mathbf{w} \bullet \mathbf{T}2)}{\mathbf{w}^2 C\mathbf{1} \bullet \mathbf{N} (1 + \mathbf{j}\mathbf{w} \bullet \mathbf{T}1)} \bullet \frac{\mathbf{T}1}{\mathbf{T}2} \quad (4)$$

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 5.

$$\begin{split} \varphi(\omega) &= \tan^{-1} (\omega \bullet \text{T2}) - \tan^{-1} (\omega \bullet \text{T1}) + 180^\circ\text{C} \end{tabular} (5) \\ \text{A plot of the magnitude and phase of G(s) H(s) for a stable loop, is shown in$$
Figure 4 $with a solid trace. The parameter <math>\varphi_p$ shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees. \end{split}

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve Figure 4 over to a different cutoff frequency, illustrated by dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/ phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate with "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2 wp. K_{VCO}, K ϕ , N, or the net product of these terms can be changed by a factor of 4, to counteract with w² term present in the denominator of


Application Information (Continued)


equation 3. The K ϕ term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.


Fastlock Circuit Implementation


A diagram of the Fastlock scheme as implemented in National Semiconductors LMX2335L/36L PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF1 I_{CP0} bit is set high, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a

second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF1 I_{CPo} bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.